74LS08 PDF

SN54/74LS QUAD 2-INPUT AND GATE. LOW POWER SCHOTTKY. J SUFFIX . CERAMIC. CASE N SUFFIX. PLASTIC. CASE 1. 1. Symbol. Parameter. DM54LS DM74LS Units. Min. Nom. Max. Min. Nom. Max. VCC. Supply Voltage. 5. 5. V. VIH. High Level Input. Note The ”Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaran- teed The device should not be operated at.

Author: Shagami Mazusar
Country: Romania
Language: English (Spanish)
Genre: Finance
Published (Last): 21 September 2012
Pages: 251
PDF File Size: 20.17 Mb
ePub File Size: 13.36 Mb
ISBN: 743-6-90218-317-9
Downloads: 66793
Price: Free* [*Free Regsitration Required]
Uploader: Doule

74LS08 Quad 2-Input AND Gate

There are four legs connected together in pair of two. By using our site, you acknowledge that you have read and understand our Cookie PolicyPrivacy Policyand our Terms of Service. After verifying the three states, you can tell that we have satisfied the above truth table.

The switch between the input pin and Ground will provide a Zero Ohm connection to Ground when the switch is pressed, ensuring that the gate sees 7ls08 input as a Low. I have tried switching to a 9v battery and nothing changes. It is really popular and is available everywhere. As AlmostDone said, you need to draw about 1. Many pins left floating. When both buttons are not pressed.

The description for each pin is given below. Home Questions Tags Users Unanswered.

Sign up using Email and Password. For realizing the above truth table let us take a simple AND gate application circuit as shown below.

Looking at the image I agree. If you want to absolutely avoid learning the pin out of these push buttons, always connect them in diagonal.

74LS08 Quad 2-Input AND Gate Buy Online in India – Robomart

Output of the AND gate is the voltage across resistor R1. Next Article Timer IC.

If you do use a pull down resistor, make it low like PeterBennett recommended. At this time the total VCC appears across resistor R1. Both transistors will be ON and voltage across both of them will be zero.

By clicking “Post Your Answer”, you acknowledge that you have read our updated terms of serviceprivacy policy and cookie policyand that your continued use of the website is subject to these policies. For better understanding the internal working let us consider the simplified internal circuit of AND gate as shown below. And after a google search I havnt come up with anything, usually the videos are terrible quality or they are using a different AND gate.

The four AND gates in the chip mentioned earlier are connected internally as shown in diagram below. Sign up using Facebook. Because total VCC appears across transistors the drop across resistor R1 will be zero.

You might be using push buttons that are connected in such a way that the legs are shorted connected together. With that the drop across resistor R1 will be zero. Sara Heart 1 6. The two inputs of AND gate are driven out from bases of the two transistors. Post as a guest Name. These two inputs are connected to buttons to change the logic of inputs. Top menu About Us Advertise. In this state the current flow through base of both transistors will be zero.

Skip to main content. Post Your Answer Discard By clicking “Post Your Answer”, you acknowledge that you have read our updated terms of serviceprivacy policy and cookie policyand that your continued use of the website is subject to these policies. Sign up or log in Sign up using Google. Simon Marcoux 1, 2 The 5K1 pull-up resistor ensures that the pin is seen as High when the switch is not pressed.

Top menu About Us Contact. The inputs on CMOS parts anything with a “C” in the middle source or sink very little current, so K pull-up or -down will work with them. It might be oscillating as well.

I think that you were dead on in the first place with your answer SaraHeart. The chip is used in systems where high speed AND operation is needed. The chip is basically used where AND logic operation is needed. Something similar should be done to the right button. With the LS you need to sink 1.